

1-Mbit (128K x 8) Static RAM

Features

Very high speed: 45 nsTemperature ranges

Industrial: -40°C to +85°C
 Automotive-A: -40°C to +85°C
 Automotive-E: -40°C to +125°C

Voltage range: 4.5V–5.5VPin compatible with CY62128B

· Ultra low standby power

Typical standby current: 1 μA

- Maximum standby current: 4 μA (Industrial)

· Ultra low active power

— Typical active current: 1.3 mA @ f = 1 MHz

• Easy memory expansion with \overline{CE}_1 , CE_2 and \overline{OE} features

· Automatic power down when deselected

· CMOS for optimum speed and power

 Offered in standard Pb-free 32-pin STSOP, 32-pin SOIC, and 32-pin TSOP I packages


Functional Description[1]

The CY62128E is a high performance CMOS static RAM organized as 128K words by 8 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life $^{\rm TM}$ (MoBL $^{\rm ®}$) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption when addresses are not toggling. Placing the device into standby mode reduces power consumption by more than 99% when deselected (CE $_1$ HIGH or CE $_2$ LOW). The eight input and output pins (IO $_0$ through IO $_1$) are placed in a high impedance state when the device is deselected (CE $_1$ HIGH or CE $_2$ LOW), the outputs are disabled (OE HIGH), or a write operation is in progress (CE $_1$ LOW and CE $_2$ HIGH and WE LOW)

To write to the device, tak<u>e</u> Chip Enable ($\overline{\text{CE}}_1$ LOW and CE₂ HIGH) and Write Enable (WE) inputs LOW. Data on the eight IO pins (IO₀ through IO₇) is then written into the location specified on the address pins (A₀ through A₁₆).

To read from the device, take Chip Enable ($\overline{\text{CE}}_1$ LOW and CE₂ HIGH) and Output Enable ($\overline{\text{OE}}$) LOW while forcing Write Enable ($\overline{\text{WE}}$) HIGH. Under these conditions, the contents of the memory location specified by the address pins appears on the IO pins.

Logic Block Diagram





Note


1. For best practice recommendations, refer to the Cypress application note "System Design Guidelines" at http://www.cypress.com.



Pin Configuration^[2]







Product Portfolio

								Power D	Dissipation	on	
Product	Range	Vo	V _{CC} Range (V)			C	perating	J I _{CC} (mA	١)	Standby	I (11 A)
					(ns)	f = 1MHz f = f _{max}		Standby I _{SB2} (µA)			
		Min	Typ ^[3]	Max		Typ ^[3]	Max	Typ ^[3]	Max	Typ ^[3]	Max
CY62128ELL	Ind'I/Auto-A	4.5	5.0	5.5	45 ^[4]	1.3	2	11	16	1	4
CY62128ELL	Auto-E	4.5	5.0	5.5	55	1.3	4	11	35	1	30

Notes

^{2.} NC pins are not connected on the die.

Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25°C.
 When used with a 100 pF capacitive load and resistive loads as shown on page 4, access times of 55 ns (t_{AA}, t_{ACE}) and 25 ns (t_{DOE}) are guaranteed.



Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested. Storage Temperature-65°C to +150°C Ambient Temperature with Power Applied –55°C to +125°C Supply Voltage to Ground Potential-0.5V to 6.0V (V_{CC(max)} + 0.5V) DC Voltage Applied to Outputs in High-Z State $^{[5,\ 6]}$ -0.5V to 6.0V (V $_{CC(max)}$ + 0.5V)

Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(MIL-STD-883, Method 3015)	> 2001V
Latch up Current	> 200 mA

Operating Range

Device	Range	Ambient Temperature	V cc ^[7]
CY62128ELL	Ind'l/Auto-A	–40°C to +85°C	4.5V to 5.5V
	Auto-E	-40°C to +125°C	

Electrical Characteristics (Over the Operating Range)

DC Input Voltage^[5, 6]-0.5V to 6.0V (V_{CC(max)} + 0.5V)

D	D	T4 O	45	ns (Ind'l	/Auto-A)	5	Unit		
Parameter	Description	Test Conditions	Min Typ ^[3]		Max	Min	Typ ^[3]	Max	Unit
V _{OH}	Output HIGH Voltage	I _{OH} = -1 mA	2.4			2.4			V
V _{OL}	Output LOW Voltage	I _{OL} = 2.1 mA			0.4			0.4	V
V _{IH}	Input HIGH Voltage	V _{CC} = 4.5V to 5.5V	2.2		V _{CC} + 0.5	2.2		V _{CC} + 0.5	V
V _{IL}	Input LOW voltage	V _{CC} = 4.5V to 5.5V	-0.5		0.8	-0.5		0.8	V
I _{IX}	Input Leakage Current	$GND \le V_1 \le V_{CC}$	– 1		+1	-4		+4	μА
I _{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC}$, Output Disabled	– 1		+1	-4		+4	μА
I _{CC}	V _{CC} Operating	$f = f_{max} = 1/t_{RC} V_{CC} = V_{CC(max)}$		11	16		11	35	mA
	Supply Current	f = 1 MHz I _{OUT} = 0 mA CMOS levels		1.3	2		1.3	4	
I _{SB2} ^[8]	Automatic CE Power down Current—CMOS Inputs	$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{V or CE}_2 \le 0.2 \text{V}, \\ \text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{V or V}_{\text{IN}} \le 0.2 \text{V}, \\ \text{f} = 0, \text{V}_{\text{CC}} = \text{V}_{\text{CC(max)}}$		1	4		1	30	μА

Capacitance (For all Packages) [9]

Parameter	Description	Test Conditions	Max	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	10	pF
C _{OUT}	Output Capacitance	$V_{CC} = V_{CC(typ)}$	10	pF


- N_{IL(min)} = -2.0V for pulse durations less than 20 ns.
 V_{IH(max)} = V_{CC} + 0.75V for pulse durations less than 20 ns.
 Full device AC operation assumes a 100 μs ramp time from 0 to V_{CC}(min) and 200 μs wait time after V_{CC} stabilization.
 Only chip enables (CE₁ and CE₂) must be at CMOS level to meet the I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.
 Tested initially and after any design or process changes that may affect these parameters.



Thermal Resistance^[9]

Parameter	Description	Test Conditions	SOIC Package	STSOP Package	TSOP Package	Unit
Θ_{JA}	Thermal Resistance (Junction to Ambient)	Still Air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	48.67	32.56	33.01	°C/W
Θ _{JC}	Thermal Resistance (Junction to Case)		25.86	3.59	3.42	°C/W

AC Test Loads and Waveforms




Parameters	Value	Unit
R1	1800	Ω
R2	990	Ω
R _{TH}	639	Ω
V_{TH}	1.77	V

Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions			Typ ^[3]	Max	Unit
V_{DR}	V _{CC} for Data Retention			2			V
I _{CCDR} [8]	Data Retention Current	$V_{CC} = V_{DR}, \overline{CE}_1 \ge V_{CC} - 0.2V \text{ or } CE_2 \le 0.2V, \ V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V$	Ind'l/Auto-A			4	μΑ
		$V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$	Auto-E			30	μΑ
t _{CDR} ^[9]	Chip Deselect to Data Retention Time			0			ns
t _R ^[10]	Operation Recovery Time			t _{RC}			ns

Data Retention Waveform^[11]



^{10.} Full device AC operation require<u>s l</u>inear V_{CC} ramp fro<u>m</u> V_{DR} to V_{CC(min)} ≥ 100 μs or <u>stab</u>le at V_{CC(min)} ≥ 100 μs.
11. CE is the logical combination of CE₁ and CE₂. When CE₁ is LOW and CE₂ is HIGH, CE is LOW; when CE₁ is HIGH or CE₂ is LOW, CE is HIGH.



Switching Characteristics (Over the Operating Range)^[12]


Damana atau	Do a minti a m	45 ns (Inc	l'I/Auto-A)	55 ns (11!4	
Parameter	Description	Min	Max	Min	Max	Unit
Read Cycle						
t _{RC}	Read Cycle Time	45		55		ns
t _{AA}	Address to Data Valid		45		55	ns
t _{OHA}	Data Hold from Address Change	10		10		ns
t _{ACE}	CE ₁ LOW and CE ₂ HIGH to Data Valid		45		55	ns
t _{DOE}	OE LOW to Data Valid		22		25	ns
t _{LZOE}	OE LOW to Low-Z ^[13]	5		5		ns
t _{HZOE}	OE HIGH to High-Z ^[13, 14]		18		20	ns
t _{LZCE}	$\overline{\text{CE}}_1$ LOW and CE_2 HIGH to Low-Z ^[13]	10		10		ns
t _{HZCE}	CE ₁ HIGH or CE ₂ LOW to High-Z ^[13, 14]		18		20	ns
t _{PU}	CE ₁ LOW and CE ₂ HIGH to Power Up	0		0		ns
t _{PD}	CE₁ HIGH or CE₂ LOW to Power Down		45		55	ns
Write Cycle ^[15]						
t _{WC}	Write Cycle Time	45		55		ns
t _{SCE}	CE ₁ LOW and CE ₂ HIGH to Write End	35		40		ns
t _{AW}	Address Setup to Write End	35		40		ns
t _{HA}	Address Hold from Write End	0		0		ns
t _{SA}	Address Setup to Write Start	0		0		ns
t _{PWE}	WE Pulse Width	35		40		ns
t _{SD}	Data Setup to Write End	25		25		ns
t _{HD}	Data Hold from Write End	0		0		ns
t _{HZWE}	WE LOW to High-Z ^[13, 14]		18		20	ns
t _{LZWE}	WE HIGH to Low-Z ^[13]	10		10		ns

<sup>Notes
12. Test conditions for all parameters other than tri-state parameters assume signal transition time of 3ns (1V/ns) or less, timing reference levels of 1.5V, input pulse levels of 0 to 3V, and output loading of the specified I_{OL}/I_{OH} as shown in the "AC Test Loads and Waveforms" on page 4.
13. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZOE} is less than t_{LZCE}, and t_{HZWE} is less than t_{LZWE} for any given device.
14. t_{HZOE}, t_{HZCE}, and t_{HZWE} transitions are measured when the outputs enter a high impedance state.
15. The internal Write time of the memory is defined by the overlap of WE, CE = V_{IL}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.</sup>




Switching Waveforms


Read Cycle 1 (Address Transition Controlled) [16, 17]



Read Cycle No. 2 (OE Controlled) [11, 17, 18]



Write Cycle No. 1 ($\overline{\text{WE}}$ Controlled) [11, 15, 19, 20]



Notes:

- Notes:

 16. The device is continuously selected. \overline{OE} , $\overline{CE}_1 = V_{IL}$, $CE_2 = V_{IH}$.

 17. \overline{WE} is HIGH for read cycle.

 18. Address valid before or similar to \overline{CE}_1 transition LOW and CE_2 transition HIGH.

 19. Data IO is high impedance if $\overline{OE} = V_{IH}$.


 20. If \overline{CE}_1 goes HIGH or CE_2 goes LOW simultaneously with \overline{WE} HIGH, the output remains in high impedance state.

 21. During this period, the IOs are in output state and input signals must not be applied.




Switching Waveforms (continued)

Write Cycle No. 2 ($\overline{\text{CE1}}$ or CE2 Controlled) [11, 15, 19, 20]



Write Cycle No. 3 ($\overline{\rm WE}$ Controlled, $\overline{\rm OE}$ LOW) $^{[11,\ 20]}$



Truth Table

CE ₁	CE ₂	WE	OE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	High-Z	Deselect/Power down	Standby (I _{SB})
Х	L	Х	Х	High-Z	Deselect/Power down	Standby (I _{SB})
L	Н	Н	L	Data Out	Read	Active (I _{CC})
L	Н	L	Х	Data In	Write	Active (I _{CC})
L	Н	Н	Н	High-Z	Selected, Outputs Disabled	Active (I _{CC})




Ordering Information


Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62128ELL-45SXI	51-85081	32-pin 450-Mil SOIC (Pb-free)	Industrial
	CY62128ELL-45ZAXI	51-85094	32-pin STSOP (Pb-free)	
	CY62128ELL-45ZXI	51-85056	32-pin TSOP Type I (Pb-free)	
45	CY62128ELL-45SXA	51-85081	32-pin 450-Mil SOIC (Pb-free)	Automotive-A
	CY62128ELL-45ZXA	51-85094	32-pin TSOP Type I (Pb-free)	
55	CY62128ELL-55SXE	51-85081	32-pin 450-Mil SOIC (Pb-free)	Automotive-E
	CY62128ELL-55ZAXE	51-85094	32-pin STSOP (Pb-free)	

Contact your local Cypress sales representative for availability of these parts.

Package Diagrams

Figure 1. 32-pin (450 Mil) Molded SOIC, 51-85081









Package Diagrams (continued)

Figure 2. 32-pin Shrunk Thin Small Outline Package (8 x 13.4 mm), 51-85094






51-85094-*D



Package Diagrams (continued)

Figure 3. 32-pin Thin Small Outline Package Type I (8 x 20 mm), 51-85056



MoBL is a registered trademark, and More Battery Life is a trademark, of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.



Document History Page

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	203120	See ECN	AJU	New data sheet
*A	299472	See ECN	SYT	Converted from Advance Information to Preliminary Changed t_{OHA} from 6 ns to 10 ns for both 35 ns and 45 ns, respectively Changed t_{DOE} from 15 ns to 18 ns for 35 ns speed bin Changed t_{HZOE} , t_{HZWE} from 12 and 15 ns to 15 and 18 ns for the 35 and 45 ns speed bins, respectively Changed t_{HZCE} from 12 and 15 ns to 18 and 22 ns for the 35 and 45 ns speed bins respectively Changed t_{SCE} from 25 and 40 ns to 30 and 35 ns for the 35 and 45 ns speed bins respectively Changed t_{SD} from 15 and 20 ns to 18 and 22 ns for the 35 and 45 ns speed bins respectively Added Pb-free package information Added footnote #9 Changed operating range for SOIC package from Commercial to Industrial Modified signal transition time from 5 ns to 3 ns in footnote #11 Changed max of t_{SB1} , t_{SB2} and t_{CCDR} from 1.0 t_{LA} to 1.5 t_{LA}
*B	461631	See ECN	NXR	Converted from Preliminary to Final Included Automotive Range and 55 ns speed bin Removed 35 ns speed bin Removed "L" version of CY62128E Removed Reverse TSOP I package from Product offering Changed I $_{CC\ (Typ)}$ from 8 mA to 11 mA and I $_{CC\ (max)}$ from 12 mA to 16 mA for f = f $_{m.}$ Changed I $_{CC\ (max)}$ from 1.5 mA to 2.0 mA for f = 1 MHz Removed I $_{SB1}$ DC Specs from Electrical characteristics table Changed I $_{SB2\ (max)}$ from 1.5 $_{\mu}$ A to 4 $_{\mu}$ A Changed I $_{SB2\ (Typ)}$ from 0.5 $_{\mu}$ A to 1 $_{\mu}$ A Changed I $_{CCDR\ (max)}$ from 1.5 $_{\mu}$ A to 4 $_{\mu}$ A Changed the AC Test load Capacitance value from 100 pF to 30 pF Changed tt_{LZOE} from 3 to 5 ns Changed tt_{LZCE} from 6 to 10 ns Changed tt_{PWE} from 30 to 35 ns Changed tt_{D} from 22 to 25 ns Changed tt_{LZWE} from 6 to 10 ns Updated the Ordering Information Table
*C	464721	See ECN	NXR	Updated the Block Diagram on page # 1
*D	563144	See ECN	AJU	Added footnote 4 on page 2
*E	1024520	See ECN	VKN	Added Automotive-A information Converted Automotive-E specs to final Added footnote #9 related to I _{SB2} and I _{CCDR} Updated Ordering Information table